Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
swen90006-a2-2018
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Callum Bradshaw
swen90006-a2-2018
Commits
0ea725ef
Commit
0ea725ef
authored
6 years ago
by
ryuzakighost
Browse files
Options
Downloads
Patches
Plain Diff
tweak
parent
e6f7f6ac
Branches
Branches containing commit
No related tags found
No related merge requests found
Changes
3
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
fuzzer/Fuzzer.java
+1
-3
1 addition, 3 deletions
fuzzer/Fuzzer.java
src/machine-vuln3.c
+2
-2
2 additions, 2 deletions
src/machine-vuln3.c
src/pocs/poc3.s
+3
-0
3 additions, 0 deletions
src/pocs/poc3.s
with
6 additions
and
5 deletions
fuzzer/Fuzzer.java
+
1
−
3
View file @
0ea725ef
...
...
@@ -30,9 +30,7 @@ public class Fuzzer {
/*pw.println("MOV R1 65535");
pw.println("LDR R0 R1 0");*/
pw
.
println
(
"MOV R1 1"
);
pw
.
println
(
"LDR R0 R1 65535"
);
pw
.
println
(
"RET R0"
);
pw
.
println
(
"RET R-1"
);
/*pw.print("RET R0");
...
...
This diff is collapsed.
Click to expand it.
src/machine-vuln3.c
+
2
−
2
View file @
0ea725ef
...
...
@@ -40,7 +40,7 @@ const char INSTRUCTION_JZ[] = "jz";
#define NUM_REGS 32
#define MAX_REG (NUM_REGS-1)
#define MEMORY_SIZE 65536
/* 4 x as much memory as a 64 */
#define MAX_ADDR (MEMORY_SIZE)
#define MAX_ADDR (MEMORY_SIZE
-1
)
/* we force building with -fwrapv to ensure that signed overflow is defined
...
...
@@ -126,7 +126,7 @@ static void do_move(unsigned int rd, int32_t val){
regs
[
rd
]
=
val
;
}
#define valid_reg(reg) (reg
>= 0 && reg
<= MAX_REG)
#define valid_reg(reg) (reg <= MAX_REG)
/* returns 0 on success, nonzero on failure. puts register number into
...
...
This diff is collapsed.
Click to expand it.
src/pocs/poc3.s
+
3
−
0
View file @
0ea725ef
pw.println
("
MOV
R1
1
");
pw.println
("
LDR
R0
R1
65535
");
pw.println
("
RET
R0
");
\ No newline at end of file
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment